

A New Topology for Low Voltage Level Shifted Cascode Current Mirror*

Ganga Ram Mishra

Department of Electronics Engg., Amity School of Engg. & Technology
Amity University Uttar Pradesh Lucknow Campus

Raj Kumar Tiwari

Circuit Design and Simulation Lab, Department of Physics and Electronics
Dr. R. M. L. Avadh University Faizabad (U.P.), India

(Received February 20, 2010)

Abstract: The Current mirrors are the core structure for almost all analog and mixed mode circuits. The performance of the analog structures depends on the performance of current mirror, which largely depends on their characteristics. For low voltage design circuit, low voltage currents mirrors are mandatory with high performance. In this paper we present a new topology for a simple high performance current mirror for low voltage applications. This structure is simulated using SPICE simulator for 0.15 micron CMOS technology.

1. Introduction

With the rapid growth of portable consumer electronics, computers and communications, more and more chips are required to have small size, low power and wide dynamic range¹. So, low power and low voltage analog and mixed mode circuits are gaining importance. For a low voltage and high performance analog and mixed mode circuit design current mode design technique is a better choice². In current mode circuit design the designer have more concern with the current levels for the operation of circuit. In the current mode circuit design the current mirrors are the core structure for almost all analog and mixed mode circuits. The performance of the analog circuit depends on the performance of current mirror, which largely depends on their characteristics. For low voltage design circuit, low voltage currents mirrors are mandatory with high performance³⁻⁸. The accuracy, output impedance and large output voltage signal swing are the most important parameter to determine the performance of the current mirror. In high speed applications, the settling time of current mirror is another important parameter⁹. The cascode current mirror, the Wilson current mirror and the

*Presented at CONIAPS XI, University of Allahabad, Feb. 20-22, 2010.

regulated cascode current mirror are widely used current mirrors¹⁰⁻¹¹. However, they are not suitable for low voltage applications due to their limited signal swing. So, Low voltage cascode current mirrors have received considerable attention due to their large output voltage swing and small input voltage compared to a conventional cascode current mirror¹². This is a most useful property in low voltage/low power analog circuit design. However, as the low voltage current mirror uses a fixed bias voltage for the cascode transistor the dynamic range of the current mirror is limited when both the mirror input transistor and the cascode input transistor are required to stay in saturation. At high input currents the drain-source voltage of the mirror transistors decreases and eventually they will enter the linear region.

Most of the current mirror reported though⁸⁻¹³ has high output voltage signal swing; they require a minimum input voltage. This voltage is due to the traditional diode connected configuration of the input MOSFET. In present paper we propose a new topology for low voltage and high performance current mirror which uses cascading approach for increasing output impedance and level shifting approach for reduction of power. The proposed circuit is simulated using SPICE simulator for 0.15 micron CMOS technology.

2. Basic Current Mirror

A basic current mirror is shown in figure 1. It is composed of two transistors, of which one, M1 is diode-connected. M1 receives the reference current I_{Ref} and measures it by developing at its gate the voltage V_{GS1} this voltage biases the gate of M2.




Figure 1: Simple Current mirror

Both transistors operate in the saturation region; therefore, the currents are

$$I_{Ref} = I_1 = \frac{\mu C_{ox}}{2} \left(\frac{W}{L} \right)_1 (V_{GS1} - V_{Th})^2 (1 + \lambda V_{DS1})$$

$$I_{Out} =$$

The output resistance of the current mirror at any given operating point is expressed as

$$R_0 = r_{o2} = \frac{1}{\lambda I_{D2}},$$

where R_0 is output resistance of current mirror, r_{o2} is resistance across MOS transistor M2, λ is channel length modulation and I_{D2} the drain current of M2 which is the output current. Unfortunately, the value of output resistance which can be achieved with the technologies and medium value currents used is not large enough for a number of applications. For low voltage applications the simple scheme in Fig. 1 may be preferred because of its excellent output dynamic range, whereas this structure of current mirror results in significant error in copying currents due to effect of channel length modulation, threshold offset between the two transistors and imperfect geometrical matching.

3. Cascode Current Mirror

The cascode current mirror is widely used in MOS technology. It is the cascode connection of a common source and a common gate stage.




Figure 2: Cascode Current mirror

The idea behind cascode structure is to convert the input voltage to a current and apply the result to a common source stage. Figure 2 shows basic cascode current mirror configuration. The output stage consists of two transistors M2 and M3 in the cascode arrangement. Their biases result from two other transistors M1 and M4 which are diode-connected¹⁴⁻¹⁶. The output impedance increases because of the cascode arrangement. The output impedance of the cascode structure is expressed as

$$V_{out} > V_{DS2} + V_{eff} = 2V_{eff} + V_{th}.$$

Since g_{ds3} is very small, it can be neglected, so we get

$$r_{out} \cong r_{ds3} [1 + r_{ds2} (g_{m3} + g_{s3})].$$

This equation further approximated as

$$r_{out} \cong r_{ds3} (r_{ds2} g_{m3}) .$$

Thus the output impedance has been increased by a factor of $r_{ds2} g_{m3}$ and will depend on the transistor sizes, currents and the technology used. But in the cascode configuration the increased output resistance is paid for by reduction of the output dynamic range. Since the n-channel transistor operates in saturation region if its drain-source voltage is greater than V_{eff} , which is possible if

$$V_{eff} = V_{GS} - V_{in}$$

and V_{eff} is given as

$$V_{eff} = \sqrt{\frac{2I_D}{\mu_n C_{ox} (W/L)}} .$$

If we assume all transistors have the same sizes and currents, then all have same V_{eff} and thus same gate-source voltages. So,

$$V_{G4} = V_{GS1} + V_{GS4} = 2V_{eff} + V_{th}$$

and

$$V_{DS2} = V_{G4} - V_{GS3} = V_{G4} - (V_{eff} + V_{th}) = V_{eff} + V_{th} .$$

Thus, the drain-source voltage of M2 is larger than the minimum needed to place it at the edge of the saturation. Generally the drain-source voltage of M2 is V_{th} , which is taken larger than that is required. The minimum allowed output voltage is expressed as

$$V_{out} > V_{DS2} + V_{eff} = 2V_{eff} + V_{th} .$$

Thus, the minimum output voltage cannot be less than one threshold plus two saturation voltages. This is a serious disadvantage of cascade structure and can be used where the output impedance is a major factor for design. Since cascoding structure increases the voltage gain of amplifier and the output impedance of current sources. It also provides shielding of the bottom transistor. There are two main advantages of using cascode structures. It provides higher output impedance and reduces the effect of miller capacitance on the input of the amplifier. This approach of current mirror results in a very high gain stage and widely used in op-amps, along with low power dissipation.

4. Low Voltage Current Mirror

The low voltage operation is a key requirement especially for battery operated circuits. Therefore, current mirrors must ensure the highest output swing together with a high output resistance, even if we have to sacrifice for this result the beneficial systematic match between the reference and generated current²³. In achieving this compromise solution, we can observe that the output impedance remains quite high so long as the two transistors in the cascode configuration are in saturation. A level shifting approach is one of the most widely used techniques for decreasing the voltage level at the input stage of the current mirror. The level shifted current mirror is drawn in figure 3. The transistor M3 shifts the voltage level at the drain terminal of M1.




Figure 3: Level Shifted Current mirror

A Low Voltage Current Mirror (LVCM) based on level shifter approach was proposed that required a low bias voltage of order of $\pm 1.0V$. In this technique, MOSFETs are either operating in saturation or in sub-threshold region. This circuit suffers the major drawback that flow of the offset current into the output transistor for the zero input current. Also with the increase in the number of transistors the power dissipation will also increase. However the major advantage offered by level shifting approach is the higher bandwidth at low voltages. The input resistance is also low, which is desirable for current mode circuits.

5. Proposed Current Mirror

The proposed current mirror shown in Fig.4 incorporates the advantage of cascode structure and level shifting approach. The cascode structure offers high output impedance and reduction of miller capacitance whereas level shifter approach offers low voltage requirements.




Figure 4: Proposed Level Shifted Casode Current mirror

The proposed structure M4 is shifting up the gate voltage of M1 and M5 is shifting down and M6 is used to control the current in the shifting down element. The reference current flows into M4. The overdrive of M5 is controlled by the current in M6 which mirrors the reference current. Therefore, the level shifting is controlled by transistor size ratios and bias currents and is independent of the threshold of n-channel elements. The proposed Current mirror is simulated for M4, M5 and M3 having $W=20\ \mu\text{m}$, $L=0.15\ \mu\text{m}$ whereas M1, M6 and M2 having $W=1.4\ \mu\text{m}$, $L=0.15\ \mu\text{m}$, the threshold voltage $V_{TO}=0.6\ \text{Volts}$, the bias current is taken 4mA for DC analysis. For simulation the supply voltage $2.0\ \text{volt}$ is taken.

6. Simulation Results

The transfer characteristic is shown in figure 5. This result shows that the output current varies linearly with input current which confirms the current mirror copying the accurate current as the input current. So, the performance of the proposed circuit is better. Figure 6 and figure 7 shows the transient response of the proposed current mirror. For transient response analysis a pulse signal has been taken. This result shows that the output has settled after some delay; this is the settling time of the current mirror. The transition at output terminal is almost similar to input terminals with delay. The delay is due to the switching time of MOSFETs from one state to another state. Since the shuttling time of the proposed circuit is small, so its speed is also high and can be used in high speed CMOS applications.




Figure 5: Variation of output Current with Input Current




Figure 6: Variation of input Current with Input Current




Figure 7: Variation of output Current with Input Current

7. Conclusion

Proposed high performance low voltage level shifted cascode current mirroring technique provides wide input and output range and high current transfer accuracy within a wide voltage range. Its shuttling time is small so its speed and thus performance has been increased. Therefore it is suitable for use in low voltage precision current-mode circuit design. In proposed low voltage and high performance current mirror the cascading approach increases the output impedance and level shifting approach reduces the power consumption.

Acknowledgements

One of the author (Mr. Ganga Ram Mishra) is thankful to Mr. Aseem Chauhan (Additional President, RBEF) and Major General K. K. Ohri (AVSM, Retd.) for providing the environment for research work and to Prof. S. T. H. Abidi (Director ASET) and Brig. U. K. Chopra (Dy. Director ASET), Prof. O.P.Singh, Dr. A.K.Mishra, Mr. Sachin Kumar, Mr. Rajinder Tiwari ASET, Lucknow Campus for their motivation, kind cooperation, and suggestions. Author is also grateful to Prof. M. Misra Ex, Head, Department of Physics, DDU Gorakhpur University Gorakhpur, for their valuable suggestions

References

1. P. Crawley and G. Roberts, High Swing MOS current Mirror with arbitrary high output resistance, *Electron Lett.*, **28** (1992) 361-363.
2. E. Bruun and P. Shan, Dynamic Range of Low-Voltage cascode current Mirror, *ISCAS*, (1995)1328-1331.

3. Minghong Li and H. L. Kwok, The application of current-mode circuits in the design of an A/D converter, *Electrical and Computer Engineering, IEEE Canadian Conference*, **1** (1998) 24-28, 41 – 44.
4. S. S. Rajput and S. S. Jamuar, A current Mirror for low voltage, high performance analog Circuits, *Analog Integrated Circuit and Signal Processing*, **26** (2003) 221-233.
5. J. Mulder, A. C. Woerd, W. A. Serdijin and A. H. M. Roermund, High swing cascade MOS current Mirror, *Electron. Lett.* , **32** (1996) 1251-1252.
6. A. Zeki and H. Kuntman, A ccurate and high output impedance current Mirrors suitable for MOS current output stages, *Electron lett.*, **33** (1997) 1042-1043.
7. E. Sackinger and W. Guggenbuhl, A high swing, high impedance MOS cascode current Mirror, *IEEE J.Solid State circuits*, **25** (1990) 289-298.
8. H. C. Yang and D. J. Allistot, An active feedback cascade MOS current Source, *IEEE Trans, Circuits and Systems-I*, **37** (1990) 644-646.
9. V. I. Proddanov and M. M. Green, CMOS current Mirror with reduced input and output voltage requirements, *Electron. Lett.* , **32** (1996) 104-105.
10. J. Ramirez-Anguolo, R. G. Carvajal and A. Torralba, Low supply voltage high performance CMOS current Mirror with low input and output voltage requirements, *IEEE, Transactions on Circuits and Systems-II Express Briefs*, **51** (3) (2004).
11. Kuo-Hsing Cheng, Chi-Che Chen and Chun Fu Chung , Accurate current Mirror with high output impedance, *Electronics, Circuits and Systems*, 2001. ICECS 2001, **2** (2001) 565-568.
12. Houda Bdri Gabbouj, Nejib Hassen and Kamal Besbes, *Low supply voltage high speed CMOS current Mirror for analog design* , IEEE ICM, 2007
13. Ying-Chuan Liu, Hung-Yu Wang, Yuan-Long Jeang and Yu-Wei Huang, A CMOS current Mirror with enhanced input dynamic range, *on Innovative computing information and control (ICICIC' 08)*,2008, 3161-3168.
14. B. Razavi, *Design of analog CMOS Integrated circuits*, McGraw-Hill, New Delhi 2002.
15. Phillip E. Allen and Douglas R. Holberg, *CMOS analog circuit Design*, II edition, Oxford University Press, New York 2002.
16. Franco Maloberti, *Analog Design for CMOS VLSI Systems*, Kluwer Academic Publishers, New York 2001.
17. R. A. H. Balmford and W. Redman-White, *A New High Compliance CMOS current Mirror with low Harmonic Distortion for High Frequency application*, 1994.
18. Wilfredo Rivas-Torres, *Submicron CAD Design & Analysis of MOS Current Mirror*, thesis, Atlantic University, 2004.
19. B. M. Wilamowski, E. S. Ferre-Pikal and O. Kaynak, *Low Power Current Mode CMOS Circuits for Synthesis of arbitrary nonlinear functions*, 9th NASA Symposium on VLSI Design 2000.
20. Raj Kumar Tiwari and Ganga Ram Mishra, Simulation Studies of CMOS current Mirror, *Nano-Bio and Information Technology Integration*, March 2007.

21. Raj Kumar Tiwari and Ganga Ram Mishra, A comparative study of CMOS and BJT Current Mirror Circuit, *Bulletin of Pure and applied Sciences*, **27D (1)** (2008) 47-53.
22. Ganga Ram Mishra and Raj Kumar Tiwari, A High Performance Low Voltage Level Shifted Cascode Current Mirror, *JUSPS*, **21 (1)** (2009) 167-172.